APLIKASI SPESIFIK PENEMPATAN PROSESSOR

Hartono Hartono

Sari


With silicone technology makes strutur processor as part of SoCs (system on chip) covering upto a billion transistor on single deceased. Strikingly,SOCs is real world (in large quantities for mainstream application) utilizing this potential complexity do hardly lie. Other observation is it industrial semiconductor a couple year ago experiences one inflection dot: number from ASIC (Applications Specific integrated circuit) design early is outpaced by number of design starts for Application Specific Default Product (ASSPs). Moreover, we may face one new design productivity gap: “gapof's complexity†(detail and reference will follow later). Jointly this observation reflecting one transition at the way embedded processor to be designed. This article
reporting on and analyzes current future and maybe trend of one perspective with system embeddedding to design by one emphasis on environmentally designs for the so called expandable processor platform. This describe inthe's directive three main steps while design one expandable processors, which is Code segmentIdentification, Expandable Instruction generation, Customization's elect architectural

Teks Lengkap:

PDF

Referensi


Abraham, S. G. and Rau, B. R. (2000) Efficient Design Space Exploration in PICO. In International Conference on Compilers, Architectures, and Synthesisfor Embedded Systems, pp. 71–79.

Atasu, K., Pozzi, L., and Ienne, P. (2003) Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints. In ACM/IEEE Design Automation Conference, pp. 256–261.

Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P., and Dutt, N. (2004) Introduction of Local Memory Elements in Instruction Set Extensions. In ACM/IEEE Design Automation Conference, pp. 729–734.

Cong, J., Fan, Y., Han, G., and Zhang, Z. (2004) Application-Specific Instruction Generation for Configurable Processor Architectures. In International Symposium on Field Programmable Gate Array, pp. 183–189.

Fei, Y., Ravi, S., Raghunathan, A., and Jha, N. (2004) A Hybrid Energy Estimation Technique for Extensible Processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5):652–664.

Gupta, T., Ko, R., and Barua, R. (2002) Compiler-Directed Customization of ASIP Cores. In International Symposium on Hardware/Software Co-Design, pp. 97–102.

Jain, M. K., Balakrishnan, M., and Kumar, A. (2005) Integrated On-Chip Storage Evaluation in ASIP Synthesis. In International Conference on VLSI Design, pp. 274–279.

Lee, J., Choi, K., and Dutt, N. (2002) Efficient Instruction Encoding for Automatic Instruction Set Design of Configurable ASIPs. In International Conference on Computer Aid Design, pp. 649–654.

Paulin, P. (2003) Extending SOC Life beyond the 90 nm Wall. In Talk at DAC Panel, 40th Design Automation Conference (DAC), Anaheim.

Rowen, C. (2003) presentation at NEC technology forum. Semeria, L., Seawright, A., Mehra, R., Ng, D., Ekanayake, A., and Pangrle, B. (2002) RTL C-Based Methodology for Designing and Verifying a Multi-Threaded Processor. In ACM/IEEE Design Automation Conference, pp. 123–128.

Sun, F., Ravi, S., Raghunathan, A., and Jha, N. (2005) Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors. In International Conference on VLSI Design, pp. 551–556.

Xtensa Processor. Tensilica, Inc. (http://www.tensilica.com) 2007.

Yu, P. and Mitra, T. (2004b) Scalable Custom Instructions Identification for Instruction-Set Extensible Processors. In International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pp. 69–78.


Refbacks

  • Saat ini tidak ada refbacks.